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Computation reduction for turbo decoding
through window-skipping
M. Martina, C. Condo, M. Ruo Roch, G. Masera
A simple and effective technique to skip the computation of reliable
portions of a frame (windows) for turbo code decoding is proposed.
The proposed criterion relies on a very simple approximation of cross-
entropy measure by the means of thresholding. This criterion features
negligible complexity and low memory requirements. Simulation results
show that, in the best case, up to the 20% of windows can be skipped
with no error-rate degradation. Such a significant computation reduction
can be exploited to directly reduce the power consumption as well.
Introduction: Turbo codes are among the best-performing forward error
correcting codes. Indeed, they have been adopted in several standards for
wired and wireless communications including the Long-Term-Evolution
(LTE) advanced standard for mobile communications. Since the decoding
algorithm is iterative, high throughput can be achieved with hardware
implementations. In most of the cases, parallel architectures, namely
several processing elements (PEs) working concurrently, are employed.
As a consequence, a large amount of data are concurrently read/written
from/to the memory and processed. This produces huge bandwidth
toward the memory and large switching activity inside the PEs. A first
attempt to reduce the bandwidth during the writing operation has been
proposed in [1], where the authors devise a mechanism to adaptively
send data toward the memory only if the reliability of the information
has increased during the last iteration. Unfortunately, this technique does
not prevent large bandwidth during the reading operation and leads to
some waste computation inside the PEs. Indeed, only when data are
computed one can perform the reliability check and decide if the data will
be sent to the memory of not. This work aims to make one step further,
namely it proposes a technique to skip the computation of portions
of data (windows), which are already reliable, with a sliding-window-
based approach. The proposed technique, applied to the LTE turbo code
decoder, saves up to the 20% of the computation (and bandwidth during
both reading and writing operations) at 1.8 dB of Signal-to-Noise-Ratio
(SNR), with no bit-error-rate (BER) performance loss. As long as one
accepts BER performance degradation, the amount of saved computation
increases as well.
Decoding algorithm: The iterative algorithm used in turbo code
decoding is based on aMaximum-A-Posteriori (MAP) estimation, known
as BCJR algorithm, which is performed in the logarithmic domain on
Logarithmic-Likelihood-Ratios (LLRs), leading to the well-known Log-
MAP algorithm. As convolutional turbo codes are the concatenation
through an interleaver of two constituent convolutional codes, each
iteration at the decoder side is made of two half iterations, one for
each constituent code. Each constituent decoder, referred to as MAP
or Soft-In-Soft-Out (SISO) decoder, works on the trellis representation
of the constituent code. Let k be the k-th trellis step, each SISO
decoder combines a-priori (aprk ) and intrinsic (
int
k ) LLRs to refine
the reliability of each uncoded symbol. This operation is achieved
by computing the extrinsic information extk = 
apo
k   int;uk   aprk ,
where int;uk is the intrinsic systematic information for the uncoded
symbol u and apok is the a-posteriori information, which is computed
as:
apok =max

e:u(e)=u fbk(e)g  maxe:u(e)=~u fbk(e)g ; (1)
where e is one edge in the trellis, u(e) is the systematic information of
e and ~u is one uncoded symbol taken as a reference (usually ~u= 0).
Each bk(e) term in (1) is obtained as bk(e) = k 1[sS(e)] + k(e) +
k[s
E(e)], where
k[s] = max

e:sE(e)=s

k 1[sS(e) + k(e)
	
; (2)
k[s] = max

e:sS(e)=s

k+1[s
E(e) + k+1(e)
	
; (3)
k(e) = 
int
k (e) + 
apr
k (e): (4)
Several approximations have been proposed in the literature for the
implementation of themax operator. However, approximating themax
operator with the simple max function (Max-Log-MAP) leads to minor
BER performance loss, provided that a scaling factor () is applied to
extk [2]. According with the notation shown in Fig. 1 (a) s
S(e) and sE(e)
represent the starting and ending states of e, respectively.
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Fig. 1 Used notation: trellis representation (a), border-metric-inheritance
scheduling (b) and inter/intra-SISO window representation (c).
Due to the recursion shown in (2) and (3), referred to as forward
and backward recursion respectively, long frames would produce a
large latency in the decoding. Thus, sliding-window-based decoding
is routinely employed. A drawback of the sliding-window approach
is the need for initializing border metrics in the backward recursion.
A well-known solution to cope with this problem is the so-called -
training, where border metrics are estimated through a one-window
training process. An effective alternative technique, referred to as border-
metric-inheritance, has been proposed in [3] to avoid the use of -
training. Such a technique uses a memory to store border metrics
computed during current iteration. These metrics will be used at the
next iteration as the initialization values for the neighbouring windows.
The corresponding scheduling is shown in Fig. 1 (b), where circle and
diamond represent backward-border-metrics and forward-border-metrics,
respectively. The same scheme can be extended to parallel decoders,
where P SISO modules work concurrently on different portions of the
trellis (see Fig. 1 (c)). Since the border-metric-inheritance technique
causes a slight degradation of the BER performance, it is usually
employed i) for the initialization of the windows in the backward
recursion (backward-border-metric-inheritance), ii) for the initialization
of inter-SISOwindows, shown in Fig. 1 (c), where the first forward metric
is inherited from the neighbouring SISO (inter-SISO forward-border-
metric-inheritance). Forward border metrics for intra-SISO windows are
already available from previous-window processing, so inheritance is not
required.
Proposed technique: In [4] a bit level reliability criterion is proposed
as a stopping rule for turbo code decoding. However, as shown in [5],
bit level stopping comes at the expense of increasing the memory and
the logic of each SISO module. This increase is caused by the data
dependency in the BCJR algorithm. Indeed, due to the presence of the
forward and backward recursions the computation of each extk depends
both on previous and successive metrics in the trellis. Since skipping steps
in the trellis affects neighbouring LLRs, storing metrics is required to
limit BER performance degradation. In [5] the convergence of each bit is
monitored by studying the cross-entropy between a-priori and extrinsic
information. This concept has been approximated in this current work by
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applying a threshold to the magnitude of aprk and 
ext
k in order to decide
whether the computation of a window can be skipped or not. Skipping
of reliable windows reduces the bandwidth toward the memory during
reading operations as well.
Let N and W be the number of trellis steps in the whole frame
and in one window, respectively. Thus, M =N=P and MW =M=P
are the number of trellis steps and the number of windows processed
by each SISO module. Let apri;j;l and 
ext
i;j;l represent the a-priori and
extrinsic LLRs at trellis step l into window j of SISO i, with 0 i < P ,
0 j <MW and 0 l <W , namely k= i M + j W + l. For a given
i; j couple the corresponding window is marked as to-be-skipped when
japri;j;lj   and jexti;j;lj   for every l 2 [0;W ), where  is a threshold.
Let us assume that the comparison result is ‘1’ when the comparison is
true and ‘0’ when it is false, then the skipping condition can be rewritten
as
i;j =
W 1^
l=0
(japri;j;lj  ) ^ (jexti;j;lj  ) (5)
for window j in SISO i, where ^ is the and operation. Thus, when i;j is
equal to one the window will be skipped and no further refined. However,
this implies that forward and backward recursion on the neighbouring
windows can not be initialized. This problem can be overcome by
observing that with the border-metric-inheritance technique the effect
of skipping a window is simply not updating the memory where border
metric values are stored. As a consequence, both forward and backward
recursions on the neighbouring windows can be initialized with the “old”
 and  values, respectively. On the contrary, when i;j is equal to
zero, forward border metrics for intra-SISO windows are available and
forward-border-metric-inheritance is avoided. Let Q be the number of
states of the code and t+1i;j+1;0[s], with s= 0;   Q  1, the first forward
state metrics of intra-SISO window j + 1 in SISO i at iteration t+ 1,
then the proposed technique can be described as follows:
t+1i;j+1;0 =

ti;j;W if 
t
i;j = 1
t+1i;j;W otherwise
; (6)
where ti;j is the skipping condition defined in (5) at iteration t. As it can
be observed, backward-border-metric-inheritance is used independently
of the proposed technique. On the contrary, forward-border-metric-
inheritance for intra-SISO windows is actually needed only when i;j =
1. As a consequence, such a solution requires further memory to store the
forward-border-metrics. Let us assume that ns bits are used to represent
each state metric, then Q  ns MW  P bits are required to store all
the forward-border-metrics. Since i;j = 1 occurs when the decoder is
converging, the following technique can be used instead: finding s^=
maxsfti;j;W [s]g and approximating each t+1i;j+1;0[s] as
t+1i;j+1;0[s] =

0 if s= s^
 2ns 1 otherwise ; (7)
namely saturating the metrics. This approach requires to store s^, thus only
log2(Q) MW  P bits are needed. Moreover, as shown in the following
section, this approximation does not lead to any BER performance
degradation.
Experimental results: The proposed window-skipping technique has
been applied to an LTE turbo code (Q= 8) decoder. The decoder uses
theMax-Log-MAP algorithm with a scaling factor = 0:75. The intrinsic
and extrinsic information are represented with five and eight bits (ne = 8)
respectively and ns = 12. The number of iterations has been fixed to eight
for N = 6144, P = 8 and W = 32 and border-metric-inheritance is used
for the backward recursion. As a consequence, the memory requirements
are: 24.6 kbits for the state-metric memories [5] and 18.4 kbits for
backward-border-metrics. Moreover, with the proposed technique, only
576 bits are needed for the approximated forward-border-metrics. Fig. 2
and Fig. 3 show the BER performance and the corresponding savings,
which have been achieved for different values of = d2ne 1=e. The
value of  is a fraction of the maximum value reached by japrj
and jextj, which is 2ne 1, over = 32; 16; 14; 12, leading to =
4; 8; 10; 11. As shown in Fig. 2 the proposed window skipping technique
features no BER degradation for  10. In particular, with = 10 the
percentage of skipped windows increases from 5% at 1.2 dB up to 20%
at 1.8 dB. However, reducing the constraint on the achieved BER further
complexity can be saved. As an example for a target BER of 10 6 the
proposed technique with = 8 achieves more than the 23% of skipped
windows. Similar results can be obtained with other codes and bit width.
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Fig. 2 BER performance of the proposed window skipping technique for
different values of .
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Fig. 3 Percentage of saved windows of the proposed window skipping
technique for different values of .
Conclusions: In this work a window-skipping technique to reduce both
the computation burden and the memory bandwidth in turbo code
decoder architectures has been proposed. The proposed solution features
extremely low memory requirements, being able to skip up to the 20% of
windows with no BER degradation.
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